## This Page Is Inserted by IFW Operations and is not a part of the Official Record

#### **BEST AVAILABLE IMAGES**


Defective images within this document are accurate representations of the original documents submitted by the applicant.


Defects in the images may include (but are not limited to):


- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS<sup>1</sup>
- GRAY SCALE DOCUMENTS

#### IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.







-**II**-

O

Cg\_gd

S

Typically, Cg\_gd(OFF) : CL : Cg\_gd(ON) = 1 : 10 : 100

F/G. 2A

Gain = 
$$1 + Rc - (Vt_gd / Vg_i) Rc \sim 1 + Rc$$
  
Gain =  $(1 + Vs / Vg_i) Rc / (1 + Rc)$ 

# complete charge transfer (for small Rc) constrained charge transfer (large Rc)

Read

Cg\_rg

Gate


Vg\_f

Cell (gd)

**Gated Diod** 

- 10 - 20 x Qmin charge reserved in Gate Diode for SER protection Cg\_rg = 0.2 fF, Cg\_gd = 2+ fF


 $Gain = Vg_f/Vg_i$ 




 $Vs + Vg_i$ 

Vt\_gd

Vt\_rg Vg\_i










FIG. 3A





9/22 10R920130136USI(8728-621) two adjacent gated diodes p-well contact shared between M BLw BLW ż WLw M1 N+ PC WLW BL (Combined for Single R/W Port or Separated for Dual R/W Port) M2 capacitance (~0.5-2fF) ż M1 + CA option Planar gated diode Ground line is behind in parallel with bitline MCBAR STI Wordlines orthogonal to bitlines WLr M1 n isolation band (optional) p-substrate (back) ۷Ľ p-well 12 (0 - 0.4 V => 0.05 - 1.3 V)Cell Voltage Gain (3x) N+ PC Oxide thickness (~25A) s.t. gate tunneling current ~fA BLw (0-0.4V) BLr (0-0.4 V) STI  $\Xi$ Gated Diode BLr Trench or Planar (front) 멾 47% WLr (0-1V) JO p-well Wgate Total leakage current ~fA (back) GND WLw (-0.4-1V) GND Ξ STI




F16, 6


VoR920136USI (8728-621)





13/22 1. R9 200 30136 USI (8728-621) BLw BLr Gnd BLr BLw Dout Bit M-2 2T1D Memory Cel BLw BLr Gnd BLr BLw BLPC Din SA Dout Dout Bit j 2T1D Memory Cell 016 BLW BLr Gnd BLr BLW BLPC Din SA Dout Bit 1 WL driver 2T1D Memory|Cell 424 WL driver WL driver WL driver WL driver WL driver Gated Diode (gd) WLW N-1 WLr N-1












Figure 11A








1300



### 20/22 YoR92030136USI (8728-621)



1600

